Ways to fix setup violations: Setup violation occurs because of high delay in the data path or due to negative skew. Below are the ways to fix setup violation: Gate sizing Buffering
What is STA ? Static timing analysis is one of the techniques used to verify the timing of a digital design. STA is static since the analysis of the design is carried out statically and does not depend upon the data values being applied at the input pins of the design.
Design Rule Check (DRC) determines whether the layout of a chip satisfies a series of recommended parameters called design rules. Design rules are set of parameters provided by semiconductor manufacturers to the designers, in order to verify the correctness of a mask set.